Features

- Fast Read Access Time 70 ns
- 5-volt Only Reprogramming
- Sector Program Operation
 - Single Cycle Reprogram (Erase and Program)
 - 512 Sectors (128 Bytes/Sector)
 - Internal Address and Data Latches for 128 Bytes
- Internal Program Control and Timer
- Hardware and Software Data Protection
- Fast Sector Program Cycle Time 10 ms
- DATA Polling for End of Program Detection
- Low Power Dissipation
 - 50 mA Active Current
 - 300 µA CMOS Standby Current
- Typical Endurance > 10,000 Cycles
- Single 5V ± 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- Green (Pb/Halide-free) Packaging Option

1. Description

The AT29C512 is a 5-volt only in-system Flash programmable and erasable read only memory (PEROM). Its 512K of memory is organized as 65,536 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 70 ns with power dissipation of just 275 mW over the industrial temperature range. When the device is deselected, the CMOS standby current is less than 300 μ A. The device endurance is such that any sector can typically be written to in excess of 10.000 times.

To allow for simple in-system reprogrammability, the AT29C512 does not require high input voltages for programming. Five-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29C512 is performed on a sector basis; 128 bytes of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 128 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by \overline{DATA} polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.



512K (64K x 8) 5-volt Only Flash Memory

AT29C512



4.7 DATA Polling

The AT29C512 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

4.8 Toggle Bit

In addition to DATA polling the AT29C512 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

4.9 Optional Chip Erase Mode

The entire device can be erased by using a 6-byte software code. Please see Software Chip Erase application note for details.

5. Absolute Maximum Ratings*

•
Temperature Under Bias55° C to +125° C
Storage Temperature65° C to +150° C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V_{CC} + 0.6V
Voltage on $\overline{\text{OE}}$ with Respect to Ground0.6V to +13.5V

*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





DC and AC Operating Range 6.

		AT29C512-70	AT29C512-90
Operating Temperature (Case)	Industrial	-40° C - 85° C	-40° C - 85° C
V _{CC} Power Supply		5V ± 5%	5V ± 10%

7. Operating Modes

Mode	CE	ŌĒ	WE	Ai	I/O
Read	V _{IL}	V _{IL}	V _{IH}	Ai	D _{OUT}
Program ⁽²⁾	V _{IL}	V _{IH}	V _{IL}	Ai	D _{IN}
5V Chip Erase	V _{IL}	V _{IH}	V _{IL}	Ai	
Standby/Write Inhibit	V _{IH}	X ⁽¹⁾	Х	X	High Z
Program Inhibit	Х	Х	V _{IH}		
Program Inhibit	Х	V _{IL}	Х		
Output Disable	Х	V _{IH}	Х		High Z
Product Identification					
Llorduroro	V	V	V	A1 - A15 = V_{IL} , A9 = V_{H} , (3) A0 = V_{IL}	Manufacturer Code ⁽⁴⁾
Hardware	V _{IL}	V _{IL}	V _{IH}	$A1-A15 = V_{IL}, A9 = V_{H}, ^{(3)} A0 = V_{IH}$	Device Code ⁽⁴⁾
Software ⁽⁵⁾				$A0 = V_{IL}$	Manufacturer Code ⁽⁴⁾
Sollware				A0 = V _{IH}	Device Code ⁽⁴⁾

- Notes: 1. X can be V_{IL} or V_{IH} .
 - 2. Refer to AC Programming Waveforms.
 - 3. $V_H = 12.0V \pm 0.5V$.
 - 4. Manufacturer Code: 1F, Device Code: 5D.
 - 5. See details under Software Product Identification Entry/Exit.


DC Characteristics

Symbol	Parameter	Condition	Min	Max	Units
I _{LI}	Input Load Current	$V_{IN} = 0V \text{ to } V_{CC}$		10	μA
I _{LO}	Output Leakage Current	$V_{I/O} = 0V \text{ to } V_{CC}$		10	μA
I _{SB1}	V _{CC} Standby Current CMOS	$\overline{\text{CE}} = \text{V}_{\text{CC}} - 0.3 \text{V to V}_{\text{CC}}$		300	μA
I _{SB2}	V _{CC} Standby Current TTL	$\overline{\text{CE}}$ = 2.0V to V _{CC}		3	mA
I _{CC}	V _{CC} Active Current	f = 5 MHz; I _{OUT} = 0 mA		50	mA
V _{IL}	Input Low Voltage			0.8	V
V _{IH}	Input High Voltage		2.0		V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.45	V
V _{OH1}	Output High Voltage	I _{OH} = -400 μA	2.4		V
V _{OH2}	Output High Voltage CMOS	$I_{OH} = -100 \mu A; V_{CC} = 4.5V$	4.2		V

9. AC Read Characteristics

		AT290	C512-70 AT29C		512-90	
Symbol	Parameter	Min	Max	Min	Max	Units
t _{ACC}	Address to Output Delay		70		90	ns
t _{CE} ⁽¹⁾	CE to Output Delay		70		90	ns
t _{OE} (2)	OE to Output Delay	0	35	0	40	ns
t _{DF} ⁽³⁾⁽⁴⁾	CE or OE to Output Float	0	10	0	25	ns
t _{OH}	Output Hold from \overline{OE} , \overline{CE} or Address, whichever occurred first	0		0		ns

10. AC Read Waveforms⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾




Notes: 1. $\overline{\text{CE}}$ may be delayed up to t_{ACC} - t_{CE} after the address transition without impact on t_{ACC} .

- 2. $\overline{\text{OE}}$ may be delayed up to t_{CE} t_{OE} after the falling edge of $\overline{\text{CE}}$ without impact on t_{CE} or by t_{ACC} t_{OE} after an address change without impact on t_{ACC} .
- 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first (CL = 5 pF).
- 4. This parameter is characterized and is not 100% tested.






11. Input Test Waveforms and Measurement Level



12. Output Test Load



13. Pin Capacitance

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$

Symbol	Тур	Max	Units	Conditions
C _{IN}	4	6	pF	$V_{IN} = 0V$
C _{OUT}	8	12	pF	V _{OUT} = 0V


Note: 1. This parameter is characterized and is not 100% tested.

14. AC Byte Load Characteristics


Symbol	Parameter	Min	Max	Units
t _{AS} , t _{OES}	Address, OE Set-up Time	0		ns
t _{AH}	Address Hold Time	50		ns
t _{CS}	Chip Select Set-up Time	0		ns
t _{CH}	Chip Select Hold Time	0		ns
t _{WP}	Write Pulse Width (WE or CE)	90		ns
t _{DS}	Data Set-up Time	35		ns
t _{DH} , t _{OEH}	Data, $\overline{\text{OE}}$ Hold Time	0		ns
t _{WPH}	Write Pulse Width High	100		ns

15. AC Byte Load Waveforms

15.1 WE Controlled



15.2 **CE** Controlled








16. Program Cycle Characteristics

Symbol	Parameter	Min	Max	Units
t _{WC}	Write Cycle Time		10	ms
t _{AS}	Address Set-up Time	0		ns
t _{AH}	Address Hold Time	50		ns
t _{DS}	Data Set-up Time	35		ns
t _{DH}	Data Hold Time	0		ns
t _{WP}	Write Pulse Width	90		ns
t _{BLC}	Byte Load Cycle Time		150	μs
t _{WPH}	Write Pulse Width High	100		ns

17. Program Cycle Waveforms⁽¹⁾⁽²⁾⁽³⁾



Notes: 1. A7 through A15 must specify the sector address during each high-to-low transition of WE (or CE).

- 2. \overline{OE} must be high when \overline{WE} and \overline{CE} are both low.
- 3. All bytes that are not loaded within the sector being programmed will be indeterminate.

28. Ordering Information


28.1 Green Package Option (Pb/Halide-free)

t _{ACC}	I _{CC} (mA)				
(ns)	Active	Standby	Ordering Code	Package	Operation Range
70	50	03	AT29C512-70JU AT29C512-70TU	32J 32T	Industrial
90	50	0.3	AT29C512-90JU AT29C512-90TU	32J 32T	(-40° to 85°C)

		Package Type
32-lead, Plastic J-leaded Chip Carrier (PLCC)		32-lead, Plastic J-leaded Chip Carrier (PLCC)
	32T	32-lead, Thin Small Outline Package (TSOP)



29.2 32T - TSOP



Notes:

- 1. This package conforms to JEDEC reference MO-142, Variation BD.
- 2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.
- 3. Lead coplanarity is 0.10 mm maximum.

SYMBOL	MIN	NOM	MAX	NOTE
А	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	19.80	20.00	20.20	
D1	18.30	18.40	18.50	Note 2
E	7.90	8.00	8.10	Note 2
L	0.50	0.60	0.70	
L1	().25 BASI	2	
b	0.17	0.22	0.27	
С	0.10	_	0.21	
е	(0.50 BASI	0	

		DRAWING NO.	REV.
2325 Orchard Parkway San Jose, CA 95131	32T , 32-lead (8 x 20 mm Package) Plastic Thin Small Outline Package, Type I (TSOP)	32T	В

